TY  - BOOK
AU  - Padmanabhan, T. R.
TI  - Design through Verilog HDL
SN  - 9788126519316
U1  - 621.392 
PY  - 2009///
CY  - New Delhi
PB  - John Wiley & Sons
KW  - Electronics and Communication Engineering
ER  -